/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version:
* DO NOT EDIT.
*
* Copyright (C) 2010-2015 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
*(a) running on a Xilinx device, or
*(b) that interact with a Xilinx device through a bus or interconnect.
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*
*Except as contained in this notice, the name of the Xilinx shall not be used
*in advertising or otherwise to promote the sale, use or other dealings in
*this Software without prior written authorization from Xilinx.
*

*
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xdprxss.h"

/*
* The configuration table for devices
*/

#define XPAR_DP_RX_SUBSYSTEM_0_DP_PRESENT	1
#define XPAR_DP_RX_SUBSYSTEM_0_DP_RX_HDCP_PRESENT	1
#define XPAR_DP_RX_SUBSYSTEM_0_IIC_PRESENT	1
#define XPAR_DP_RX_SUBSYSTEM_0_TIMER_PRESENT	1


XDpRxSs_Config XDpRxSs_ConfigTable[] =
{
	{
		XPAR_DP_RX_SUBSYSTEM_0_DEVICE_ID,
		XPAR_DP_RX_SUBSYSTEM_0_BASEADDR,
		XPAR_DP_RX_SUBSYSTEM_0_AUDIO_ENABLE,
		XPAR_DP_RX_SUBSYSTEM_0_NUM_AUD_CH,
		XPAR_DP_RX_SUBSYSTEM_0_BITS_PER_COLOR,
		XPAR_DP_RX_SUBSYSTEM_0_HDCP_ENABLE,
		XPAR_DP_RX_SUBSYSTEM_0_LANE_COUNT,
		XPAR_DP_RX_SUBSYSTEM_0_MODE,
		XPAR_DP_RX_SUBSYSTEM_0_NUM_STREAMS,
		XPAR_DP_RX_SUBSYSTEM_0_COLOR_FORMAT,

		{
			XPAR_DP_RX_SUBSYSTEM_0_DP_PRESENT,
			{
				XPAR_DP_RX_SUBSYSTEM_0_DP_DEVICE_ID,
				XPAR_DP_RX_SUBSYSTEM_0_DP_BASEADDR,
				XPAR_DP_RX_SUBSYSTEM_0_DP_S_AXI_ACLK,
				XPAR_DP_RX_SUBSYSTEM_0_DP_LANE_COUNT,
				XPAR_DP_RX_SUBSYSTEM_0_DP_LINK_RATE,
				XPAR_DP_RX_SUBSYSTEM_0_DP_MAX_BITS_PER_COLOR,
				XPAR_DP_RX_SUBSYSTEM_0_DP_QUAD_PIXEL_ENABLE,
				XPAR_DP_RX_SUBSYSTEM_0_DP_DUAL_PIXEL_ENABLE,
				XPAR_DP_RX_SUBSYSTEM_0_DP_YCRCB_ENABLE,
				XPAR_DP_RX_SUBSYSTEM_0_DP_YONLY_ENABLE,
				XPAR_DP_RX_SUBSYSTEM_0_DP_GT_DATAWIDTH,
				XPAR_DP_RX_SUBSYSTEM_0_DP_SECONDARY_SUPPORT,
				XPAR_DP_RX_SUBSYSTEM_0_DP_AUDIO_CHANNELS,
				XPAR_DP_RX_SUBSYSTEM_0_DP_MST_ENABLE,
				XPAR_DP_RX_SUBSYSTEM_0_DP_NUMBER_OF_MST_STREAMS,
				XPAR_DP_RX_SUBSYSTEM_0_DP_PROTOCOL_SELECTION,
				XPAR_DP_RX_SUBSYSTEM_0_DP_FLOW_DIRECTION
			}
		},
		{
			XPAR_DP_RX_SUBSYSTEM_0_DP_RX_HDCP_PRESENT,
			{
				XPAR_DP_RX_SUBSYSTEM_0_DP_RX_HDCP_DEVICE_ID,
				XPAR_DP_RX_SUBSYSTEM_0_DP_RX_HDCP_BASEADDR,
				XPAR_DP_RX_SUBSYSTEM_0_DP_RX_HDCP_S_AXI_FREQUENCY,
				XPAR_DP_RX_SUBSYSTEM_0_DP_RX_HDCP_IS_RX,
				XPAR_DP_RX_SUBSYSTEM_0_DP_RX_HDCP_IS_HDMI
			}
		},
		{
			XPAR_DP_RX_SUBSYSTEM_0_IIC_PRESENT,
			{
				XPAR_DP_RX_SUBSYSTEM_0_IIC_DEVICE_ID,
				XPAR_DP_RX_SUBSYSTEM_0_IIC_BASEADDR,
				XPAR_DP_RX_SUBSYSTEM_0_IIC_TEN_BIT_ADR,
				XPAR_DP_RX_SUBSYSTEM_0_IIC_GPO_WIDTH
			}
		},
		{
			XPAR_DP_RX_SUBSYSTEM_0_TIMER_PRESENT,
			{
				XPAR_DP_RX_SUBSYSTEM_0_TIMER_DEVICE_ID,
				XPAR_DP_RX_SUBSYSTEM_0_TIMER_BASEADDR,
				XPAR_DP_RX_SUBSYSTEM_0_TIMER_CLOCK_FREQ_HZ
			}
		}
	}
};