stv0g/metalsvm
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

add additional output messages

Browse source 
- describes the SCC's L2 behaviour
This commit is contained in:
Stefan Lankes 2011-08-27 05:28:03 -07:00
parent 298670b0db
commit eadaf67d06
1 changed files with 19 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
arch/x86/scc/icc.c
View file

@ -176,6 +176,25 @@ int icc_init(void)
kprintf("set L2CFG to 0x%x\n", (uint32_t) tmp);
#endif
tmp=ReadConfigReg(CRB_OWN + (z==0 ? L2CFG0 : L2CFG1));
kputs("In the config registers is the L2 cache ");
if (tmp & (1 << L2CFG_WAYDISABLE_BIT))
kputs("disabled!\n");
else
kputs("enabled!\n");
kputs("In CR0 is caching ");
if (read_cr0() & (1 << 30))
kputs("disabled!\n");
else
kputs("enabled!\n");
kputs("In CR0 is writethrough caching ");
if (read_cr0() & (1 << 29))
kputs("enabled!\n");
else
kputs("disabled!\n");
// set interrupt handler (INTR/LINT0)
irq_install_handler(124, intr_handler);