yosys/manual/PRESENTATION_ExSyn/opt_02.v

4 lines
76 B
Coq
Raw Permalink Normal View History

2014-02-02 22:26:26 +01:00
module test(input A, output Y, Z);
assign Y = A == A, Z = A != A;
endmodule