yosys/manual/PRESENTATION_ExSyn/opt_03.v

5 lines
102 B
Coq
Raw Permalink Normal View History

2014-02-02 22:26:26 +01:00
module test(input [3:0] A, B,
output [3:0] Y, Z);
assign Y = A + B, Z = B + A;
endmodule