yosys/manual/PRESENTATION_Intro/counter.ys

28 lines
569 B
Text
Raw Permalink Normal View History

2015-07-02 11:14:30 +02:00
# read design
2014-01-29 12:15:38 +01:00
read_verilog counter.v
hierarchy -check -top counter
2014-06-26 22:05:39 +02:00
show -notitle -stretch -format pdf -prefix counter_00
2014-01-29 12:15:38 +01:00
# the high-level stuff
proc; opt; memory; opt; fsm; opt
2014-06-26 22:05:39 +02:00
show -notitle -stretch -format pdf -prefix counter_01
2014-01-29 12:15:38 +01:00
# mapping to internal cell library
2014-06-26 22:05:39 +02:00
techmap; opt
2014-01-29 12:15:38 +01:00
2014-06-26 22:05:39 +02:00
splitnets -ports;;
show -notitle -stretch -format pdf -prefix counter_02
2014-01-29 12:15:38 +01:00
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
# mapping logic to mycells.lib
abc -liberty mycells.lib
# cleanup
clean
2014-06-26 22:05:39 +02:00
show -notitle -stretch -lib mycells.v -format pdf -prefix counter_03