This website requires JavaScript.
Explore
Help
Sign in
stv0g
/
yosys
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Pull requests
Releases
Wiki
Activity
master
yosys
/
tests
/
asicworld
/
README
2 lines
59 B
Text
Raw
Permalink
Normal View
History
Unescape
Escape
Another block of spelling fixes Smaller this time
2015-08-14 13:23:01 -07:00
Borrowed Verilog examples from http://www.asic-world.com/.
Reference in a new issue
Copy permalink