yosys/tests/hana/test_simulation_always_15_test.v

6 lines
90 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module test(input [1:0] in, output reg [1:0] out);
always @(in)
out = in;
endmodule