yosys/tests/hana/test_simulation_always_1_test.v

6 lines
78 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module test(input in, output reg out);
always @(in)
out = in;
endmodule