yosys/tests/hana/test_simulation_nand_6_test.v

4 lines
101 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module test(input [3:0] in, output out);
assign out = !(in[0] && in[1] && in[2] && in[3]);
endmodule