yosys/tests/hana/test_parse2synthtrans_contassign_1_test.v

8 lines
100 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module test(in, out);
input wire in;
output out;
assign out = (in+in);
assign out = 74;
endmodule