yosys/tests/hana/test_simulation_and_2_test.v

4 lines
80 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module test(input [1:0] in, output out);
assign out = in[0] && in[1];
endmodule