yosys/tests/hana/test_intermout_always_comb_4_test.v

10 lines
100 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module test(a, b, c);
input b, c;
output reg a;
always @(b or c) begin
a = b;
a = c;
end
endmodule