stv0g/yosys
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

greenpak4: Fixed typo

Browse source
This commit is contained in:
Andrew Zonenberg 2016-12-15 07:15:38 +08:00
parent 262f8f913c
commit 58da621ac3
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View file

@ -132,7 +132,7 @@ module GP_DAC(input[7:0] DIN, input wire VREF, output reg VOUT);
endmodule
module GP_DCMPREF(output OUT)
module GP_DCMPREF(output OUT);
parameter[7:0] REF_VAL = 8'h00;
wire[7:0] OUT = REF_VAL;
endmodule