stv0g/yosys
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

Added handling of bool-output cells to "wreduce"

Browse source
This commit is contained in:
Clifford Wolf 2015-04-13 19:27:49 +02:00
parent 3481f46d1e
commit e305d85807
1 changed files with 11 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
passes/opt/wreduce.cc
View file

@ -347,6 +347,17 @@ struct WreducePass : public Pass {
if (module->has_processes_warn())
continue;
for (auto c : module->selected_cells())
if (c->type.in({"$reduce_and", "$reduce_or", "$reduce_xor", "$reduce_xnor", "$reduce_bool",
"$lt", "$le", "$eq", "$ne", "$eqx", "$nex", "$ge", "$gt",
"$logic_not", "$logic_and", "$logic_or"}) && GetSize(c->getPort("\\Y")) > 1) {
SigSpec sig = c->getPort("\\Y");
c->setPort("\\Y", sig[0]);
c->setParam("\\Y_WIDTH", 1);
sig.remove(0);
module->connect(sig, Const(0, GetSize(sig)));
}
WreduceWorker worker(&config, module);
worker.run();
}