Clifford Wolf
|
c094c53de8
|
Removed RTLIL::SigSpec::optimize()
|
2014-07-23 20:32:28 +02:00 |
|
Clifford Wolf
|
a62c21c9c6
|
Removed RTLIL::SigSpec::expand() method
|
2014-07-23 19:34:51 +02:00 |
|
Clifford Wolf
|
4e802eb7f6
|
Fixed all users of SigSpec::chunks_rw() and removed it
|
2014-07-23 15:36:09 +02:00 |
|
Clifford Wolf
|
ec923652e2
|
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
|
2014-07-23 09:52:55 +02:00 |
|
Clifford Wolf
|
a8d3a68971
|
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
|
2014-07-23 09:49:43 +02:00 |
|
Clifford Wolf
|
260c19ec5a
|
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 1/3
|
2014-07-23 09:34:47 +02:00 |
|
Clifford Wolf
|
28b3fd05fa
|
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created interim RTLIL::SigSpec::chunks_rw()
|
2014-07-22 20:58:44 +02:00 |
|
Clifford Wolf
|
4b4048bc5f
|
SigSpec refactoring: using the accessor functions everywhere
|
2014-07-22 20:39:37 +02:00 |
|
Clifford Wolf
|
a233762a81
|
SigSpec refactoring: renamed chunks and width to __chunks and __width
|
2014-07-22 20:39:37 +02:00 |
|
Clifford Wolf
|
1d88f1cf9f
|
Removed deprecated module->new_wire()
|
2014-07-21 12:35:06 +02:00 |
|
Clifford Wolf
|
3cb61d03f8
|
Wider range of cell types supported in "share" pass
|
2014-07-21 12:18:29 +02:00 |
|
Clifford Wolf
|
b49beab1f3
|
Use ezSAT::non_incremental() in "share" pass
|
2014-07-21 02:08:38 +02:00 |
|
Clifford Wolf
|
04fcb07213
|
Added support for resource sharing in mux control logic
|
2014-07-20 20:44:14 +02:00 |
|
Clifford Wolf
|
e9506bb2da
|
Supercell creation for $div/$mod worked all along, fixed test benches
|
2014-07-20 18:54:06 +02:00 |
|
Clifford Wolf
|
ff28029fdb
|
Fixed creation of shift supercells in "share" pass
|
2014-07-20 17:06:36 +02:00 |
|
Clifford Wolf
|
4c38ec1cc8
|
Added "miter -equiv -flatten"
|
2014-07-20 15:33:07 +02:00 |
|
Clifford Wolf
|
5b3ee7a072
|
Added "share" supercell creation
|
2014-07-20 15:01:17 +02:00 |
|
Clifford Wolf
|
7b98e46ac3
|
Added removing of always inactive cells to "share" pass
|
2014-07-20 13:24:36 +02:00 |
|
Clifford Wolf
|
8819493db4
|
Progress in "share" pass
|
2014-07-20 11:04:52 +02:00 |
|
Clifford Wolf
|
15fd615da5
|
Progress in "share" pass
|
2014-07-20 03:03:04 +02:00 |
|
Clifford Wolf
|
2278995bd8
|
Started to implement real resource sharing
|
2014-07-19 20:54:32 +02:00 |
|
Clifford Wolf
|
3b52121d32
|
now ignore init attributes on non-register wires in sat command
|
2014-07-05 11:18:38 +02:00 |
|
Johann Glaser
|
278085fa01
|
added log_header to miter and expose pass, show cell type for exposed ports
|
2014-05-28 18:05:38 +02:00 |
|
Clifford Wolf
|
34e54cda5b
|
Small improvement in SAT log messages
|
2014-03-13 13:12:49 +01:00 |
|
Clifford Wolf
|
e3b11ea2d6
|
Fixed bug in freduce command
|
2014-03-07 18:44:23 +01:00 |
|
Clifford Wolf
|
6f8865d81a
|
Some minor code cleanups in freduce command
|
2014-03-07 18:29:04 +01:00 |
|
Clifford Wolf
|
54d74cf616
|
Added freduce -dump
|
2014-03-06 22:06:58 +01:00 |
|
Clifford Wolf
|
da5859a674
|
Added freduce -stop
|
2014-03-06 18:14:26 +01:00 |
|
Clifford Wolf
|
96e753041d
|
fixed freduce for Minisat::SimpSolver: use frozen_literal()
|
2014-03-03 02:14:27 +01:00 |
|
Clifford Wolf
|
a78bba1f5c
|
Added "sat -dump_cnf"
|
2014-02-18 09:29:08 +01:00 |
|
Clifford Wolf
|
32af10fa9b
|
Coding style corrections in SatHelper::dump_model_to_vcd()
|
2014-02-18 09:28:05 +01:00 |
|
Clifford Wolf
|
13051e6acf
|
Added "sat -initsteps"
|
2014-02-18 09:03:16 +01:00 |
|
Clifford Wolf
|
0851c2b6ea
|
Renamed "sat -dump_fail_to_vcd" to "sat -dump_vcd" and some minor cleanups
|
2014-02-17 13:59:39 +01:00 |
|
Andrew Zonenberg
|
4a948d780a
|
Added "-dump_fail_to_vcd" argument to SAT solver
|
2014-02-17 13:52:36 +01:00 |
|
Clifford Wolf
|
38469e7686
|
Various improvements in expose command (added -sep and -cut)
|
2014-02-09 11:07:46 +01:00 |
|
Clifford Wolf
|
85914c36e5
|
Fixed handling of async reset in expose -evert-dff
|
2014-02-08 21:26:40 +01:00 |
|
Clifford Wolf
|
0935e20003
|
Implemented expose -evert-dff
|
2014-02-08 21:08:38 +01:00 |
|
Clifford Wolf
|
fa295a4528
|
Added generic RTLIL::SigSpec::parse_sel() with support for selection variables
|
2014-02-06 19:22:46 +01:00 |
|
Clifford Wolf
|
d4b0f28881
|
Added support for sat -show @<sel_name>
|
2014-02-06 17:32:51 +01:00 |
|
Clifford Wolf
|
b1a12c5f37
|
Added sat -set-init-def and sat -tempinduct-def
|
2014-02-06 16:15:23 +01:00 |
|
Clifford Wolf
|
c526e56747
|
Added expose -dff
|
2014-02-06 15:48:42 +01:00 |
|
Clifford Wolf
|
eb8fd4a163
|
Added miter -make_outcmp
|
2014-02-06 02:20:55 +01:00 |
|
Clifford Wolf
|
80a1cdb0e2
|
Added sat -set-init-zero support
|
2014-02-06 01:40:01 +01:00 |
|
Clifford Wolf
|
e915043144
|
Added sat -verify and -falsify support for non-prove cases
|
2014-02-06 00:59:41 +01:00 |
|
Clifford Wolf
|
cd06055e77
|
Added expose command
|
2014-02-05 23:59:55 +01:00 |
|
Clifford Wolf
|
6891fd79a3
|
added sat -falsify
|
2014-02-04 13:34:37 +01:00 |
|
Clifford Wolf
|
d267bcde4e
|
Fixed bug in sequential sat proofs and improved handling of asserts
|
2014-02-04 12:46:16 +01:00 |
|
Clifford Wolf
|
9e35021585
|
Addred sat option -ignore_unknown_cells
|
2014-02-03 16:26:10 +01:00 |
|
Clifford Wolf
|
f4f0bd6eef
|
Fixed a bug in miter command
|
2014-02-01 22:53:27 +01:00 |
|
Clifford Wolf
|
374674aff4
|
Added sat -show-inputs and -show-outputs
|
2014-02-01 22:52:44 +01:00 |
|