stv0g/yosys
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity
%!d() commits 1 branch 6 tags 8.6 MiB
Commit graph

1 commit

Author SHA1 Message Date
Clifford Wolf
1afe6589df Renamed stdcells_sim.v to simcells.v and fixed blackbox.v 2013-11-24 20:44:00 +01:00
Renamed from techlibs/common/stdcells_sim.v (Browse further)