Clifford Wolf
|
c094c53de8
|
Removed RTLIL::SigSpec::optimize()
|
2014-07-23 20:32:28 +02:00 |
|
Clifford Wolf
|
a62c21c9c6
|
Removed RTLIL::SigSpec::expand() method
|
2014-07-23 19:34:51 +02:00 |
|
Clifford Wolf
|
4e802eb7f6
|
Fixed all users of SigSpec::chunks_rw() and removed it
|
2014-07-23 15:36:09 +02:00 |
|
Clifford Wolf
|
ec923652e2
|
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
|
2014-07-23 09:52:55 +02:00 |
|
Clifford Wolf
|
a8d3a68971
|
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
|
2014-07-23 09:49:43 +02:00 |
|
Clifford Wolf
|
260c19ec5a
|
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 1/3
|
2014-07-23 09:34:47 +02:00 |
|
Clifford Wolf
|
4a6d234ec7
|
SigSpec refactoring: cleanup of old SigSpec usage in fsm_* commands
|
2014-07-22 23:11:36 +02:00 |
|
Clifford Wolf
|
65a939cb27
|
Fixed memory corruption with new SigSpec API in proc_mux
|
2014-07-22 22:54:39 +02:00 |
|
Clifford Wolf
|
e7e30f1c86
|
fixed memory leak in fsm_opt
|
2014-07-22 22:52:57 +02:00 |
|
Clifford Wolf
|
28b3fd05fa
|
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created interim RTLIL::SigSpec::chunks_rw()
|
2014-07-22 20:58:44 +02:00 |
|
Clifford Wolf
|
4b4048bc5f
|
SigSpec refactoring: using the accessor functions everywhere
|
2014-07-22 20:39:37 +02:00 |
|
Clifford Wolf
|
a233762a81
|
SigSpec refactoring: renamed chunks and width to __chunks and __width
|
2014-07-22 20:39:37 +02:00 |
|
Clifford Wolf
|
137dbf3cf7
|
Added "opt_const -keepdc"
|
2014-07-21 21:38:55 +02:00 |
|
Clifford Wolf
|
1873480ca5
|
Added mul to mux conversion to "opt_const -fine"
|
2014-07-21 17:19:50 +02:00 |
|
Clifford Wolf
|
1241a9fd50
|
Added "opt_const -fine" and "opt_reduce -fine"
|
2014-07-21 16:34:16 +02:00 |
|
Clifford Wolf
|
e035f1d886
|
Added opt_const support for simple identities
|
2014-07-21 14:41:02 +02:00 |
|
Clifford Wolf
|
361e0d62ff
|
Replaced depricated NEW_WIRE macro with module->addWire() calls
|
2014-07-21 12:42:02 +02:00 |
|
Clifford Wolf
|
1d88f1cf9f
|
Removed deprecated module->new_wire()
|
2014-07-21 12:35:06 +02:00 |
|
Clifford Wolf
|
3cb61d03f8
|
Wider range of cell types supported in "share" pass
|
2014-07-21 12:18:29 +02:00 |
|
Clifford Wolf
|
b49beab1f3
|
Use ezSAT::non_incremental() in "share" pass
|
2014-07-21 02:08:38 +02:00 |
|
Clifford Wolf
|
04fcb07213
|
Added support for resource sharing in mux control logic
|
2014-07-20 20:44:14 +02:00 |
|
Clifford Wolf
|
1ce5e83555
|
Added "select -assert-count"
|
2014-07-20 20:15:49 +02:00 |
|
Clifford Wolf
|
e9506bb2da
|
Supercell creation for $div/$mod worked all along, fixed test benches
|
2014-07-20 18:54:06 +02:00 |
|
Clifford Wolf
|
ff28029fdb
|
Fixed creation of shift supercells in "share" pass
|
2014-07-20 17:06:36 +02:00 |
|
Clifford Wolf
|
4c38ec1cc8
|
Added "miter -equiv -flatten"
|
2014-07-20 15:33:07 +02:00 |
|
Clifford Wolf
|
8d04ca7d22
|
Added call_on_selection() and call_on_module() API
|
2014-07-20 15:33:06 +02:00 |
|
Clifford Wolf
|
5b3ee7a072
|
Added "share" supercell creation
|
2014-07-20 15:01:17 +02:00 |
|
Clifford Wolf
|
7b98e46ac3
|
Added removing of always inactive cells to "share" pass
|
2014-07-20 13:24:36 +02:00 |
|
Clifford Wolf
|
8819493db4
|
Progress in "share" pass
|
2014-07-20 11:04:52 +02:00 |
|
Clifford Wolf
|
15fd615da5
|
Progress in "share" pass
|
2014-07-20 03:03:04 +02:00 |
|
Clifford Wolf
|
2278995bd8
|
Started to implement real resource sharing
|
2014-07-19 20:54:32 +02:00 |
|
Clifford Wolf
|
efd9604dfb
|
Improved memory_share log messages
|
2014-07-19 15:46:11 +02:00 |
|
Clifford Wolf
|
e0a819dbe5
|
More verbose memory_share help message
|
2014-07-19 15:34:14 +02:00 |
|
Clifford Wolf
|
297a0962ea
|
Added SAT-based write-port sharing to memory_share
|
2014-07-19 15:33:55 +02:00 |
|
Clifford Wolf
|
26f982ac0b
|
Fixed bug in memory_share feedback-to-en code
|
2014-07-19 15:32:14 +02:00 |
|
Clifford Wolf
|
e441f07d89
|
Added translation from read-feedback to en-signals in memory_share
|
2014-07-18 16:46:40 +02:00 |
|
Clifford Wolf
|
44f13aff92
|
Improved seeding of color rng in show command
|
2014-07-18 16:44:45 +02:00 |
|
Clifford Wolf
|
a341931972
|
Only create collision detect logic in memory_share if necessary
|
2014-07-18 14:32:40 +02:00 |
|
Clifford Wolf
|
ab4b26679f
|
Added memory_share
|
2014-07-18 13:16:56 +02:00 |
|
Clifford Wolf
|
309ae98246
|
Apply opt_reduce WR_EN opts to the whole mux tree driving the WR_EN port
|
2014-07-18 10:28:45 +02:00 |
|
Clifford Wolf
|
1b00861d0a
|
Improved opt_reduce handling of mem wr_en mux bits
|
2014-07-17 12:12:04 +02:00 |
|
Clifford Wolf
|
b76bf05cda
|
Added support for "blackbox" attribute to iopadmap
|
2014-07-17 08:59:07 +02:00 |
|
Clifford Wolf
|
64a6906cc4
|
Added support for "blackbox" attribute to flatten/techmap
|
2014-07-17 08:58:51 +02:00 |
|
Clifford Wolf
|
d678b6533d
|
improved opt_reduce for $mem/$memwr WR_EN multiplexers
|
2014-07-16 14:08:51 +02:00 |
|
Clifford Wolf
|
765f172211
|
Changes to "memory" pass for new $memwr/$mem WR_EN interface
|
2014-07-16 12:49:50 +02:00 |
|
Clifford Wolf
|
3b52121d32
|
now ignore init attributes on non-register wires in sat command
|
2014-07-05 11:18:38 +02:00 |
|
Clifford Wolf
|
1c85584fe5
|
Do not create $dffsr cells with no-op resets in proc_dff
|
2014-06-19 12:29:29 +02:00 |
|
Clifford Wolf
|
22a998903b
|
Added %D and %c select commands
|
2014-06-14 16:19:32 +02:00 |
|
Clifford Wolf
|
744e518467
|
fixed cell array handling of positional arguments
|
2014-06-07 12:17:11 +02:00 |
|
Clifford Wolf
|
e275e8eef9
|
Add support for cell arrays
|
2014-06-07 11:48:50 +02:00 |
|