yosys/manual/PRESENTATION_ExSyn/abc_01.ys
2014-02-04 16:51:12 +01:00

5 lines
138 B
Text

read_verilog abc_01.v
read_verilog -lib abc_01_cells.v
hierarchy -check -top test
proc; opt; techmap
abc -dff -liberty abc_01_cells.lib;;