yosys/manual/PRESENTATION_ExSyn/opt_01.v
2014-02-02 22:26:26 +01:00

3 lines
78 B
Coq

module test(input A, B, output Y);
assign Y = A ? A ? B : 1'b1 : B;
endmodule