Logo
Explore Help
Sign In
stv0g
/
yosys
1
0
Fork
You've already forked yosys
0
Code Issues Pull Requests Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
yosys-0.2.0
yosys-0.3.0
yosys-0.4
yosys-0.5
yosys-0.6
yosys-0.7
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'master'
${ noResults }
yosys/passes
History
Clifford Wolf 7481ba4750 Improve opt_rmdff support for $dlatch cells 7 years ago
..
cmds Added "check -initdrv" 7 years ago
equiv Add $ff and $_FF_ support to equiv_simple 7 years ago
fsm Be more conservative with merging large cells into FSMs 7 years ago
hierarchy passes/hierarchy: delete some dead code 7 years ago
memory Typo fix. 7 years ago
opt Improve opt_rmdff support for $dlatch cells 7 years ago
proc Added $global_clock verilog syntax support for creating $ff cells 7 years ago
sat Bugfix in "miter -assert" handling of assumptions 7 years ago
techmap Improved ABC default scripts 7 years ago
tests Cosmetic fix in test_autotb.cc 7 years ago
Powered by Gitea Version: 1.19.1 Page: 37ms Template: 6ms
English
Bahasa Indonesia Deutsch English Español Français Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API