This website requires JavaScript.
Explore
Help
Sign in
stv0g
/
yosys
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Pull requests
Releases
Wiki
Activity
137dbf3cf7
yosys
/
passes
/
sat
History
Clifford Wolf
1d88f1cf9f
Removed deprecated module->new_wire()
2014-07-21 12:35:06 +02:00
..
eval.cc
Added generic RTLIL::SigSpec::parse_sel() with support for selection variables
2014-02-06 19:22:46 +01:00
example.v
Added support for shifter cells to SAT generator
2013-06-08 15:12:08 +02:00
example.ys
Renamed "sat_solve" pass to "sat"
2013-06-09 21:55:53 +02:00
expose.cc
added log_header to miter and expose pass, show cell type for exposed ports
2014-05-28 18:05:38 +02:00
freduce.cc
Removed deprecated module->new_wire()
2014-07-21 12:35:06 +02:00
Makefile.inc
Started to implement real resource sharing
2014-07-19 20:54:32 +02:00
miter.cc
Removed deprecated module->new_wire()
2014-07-21 12:35:06 +02:00
sat.cc
now ignore init attributes on non-register wires in sat command
2014-07-05 11:18:38 +02:00
share.cc
Removed deprecated module->new_wire()
2014-07-21 12:35:06 +02:00