This website requires JavaScript.
Explore
Help
Sign in
stv0g
/
yosys
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Pull requests
Releases
Wiki
Activity
19dba2561e
yosys
/
tests
/
i2c_bench
/
timescale.v
Clifford Wolf
7764d0ba1d
initial import
2013-01-05 11:13:26 +01:00
2 lines
23 B
Verilog
Raw
Blame
History
`timescale
1
ns
/
10
ps
Reference in a new issue
View git blame
Copy permalink
