This website requires JavaScript.
Explore
Help
Sign in
stv0g
/
yosys
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Pull requests
Releases
Wiki
Activity
45b4154b37
Branches
Tags
No results found.
yosys
/
passes
/
memory
History
Clifford Wolf
c094c53de8
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
..
Makefile.inc
Added memory_share
2014-07-18 13:16:56 +02:00
memory.cc
Added translation from read-feedback to en-signals in memory_share
2014-07-18 16:46:40 +02:00
memory_collect.cc
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
memory_dff.cc
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
memory_map.cc
SigSpec refactoring: using the accessor functions everywhere
2014-07-22 20:39:37 +02:00
memory_share.cc
Removed RTLIL::SigSpec::optimize()
2014-07-23 20:32:28 +02:00
memory_unpack.cc
Changes to "memory" pass for new $memwr/$mem WR_EN interface
2014-07-16 12:49:50 +02:00