stv0g/yosys
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity
yosys/techlibs/common
History
Clifford Wolf 635b922afe Undef-related fixes in simlib $alu model
2014-09-02 23:21:59 +02:00
..
adff2dff.v Added adff2dff.v (for techmap -share_map) 2014-08-07 16:14:38 +02:00
blackbox.sed Renamed stdcells_sim.v to simcells.v and fixed blackbox.v 2013-11-24 20:44:00 +01:00
Makefile.inc Added adff2dff.v (for techmap -share_map) 2014-08-07 16:14:38 +02:00
pmux2mux.v Added techlibs/common/pmux2mux.v 2014-01-17 20:06:15 +01:00
simcells.v Added additional gate types: $_NAND_ $_NOR_ $_XNOR_ $_AOI3_ $_OAI3_ $_AOI4_ $_OAI4_ 2014-08-16 18:29:39 +02:00
simlib.v Undef-related fixes in simlib $alu model 2014-09-02 23:21:59 +02:00
techmap.v Added $lut support in test_cell, techmap, satgen 2014-08-31 17:43:31 +02:00