yosys/manual/PRESENTATION_ExAdv/sym_mul_test.ys
2014-02-16 14:32:56 +01:00

6 lines
149 B
Text

read_verilog sym_mul_test.v
hierarchy -check -top test
techmap -map sym_mul_map.v;;
show -prefix sym_mul -format pdf -notitle -lib sym_mul_cells.v