7 lines
103 B
Verilog
7 lines
103 B
Verilog
module test (out, vout);
|
|
output out;
|
|
output [7:0] vout;
|
|
|
|
assign out = 1'b1;
|
|
assign vout = 9;
|
|
endmodule
|