6 lines
69 B
Verilog
6 lines
69 B
Verilog
module test(in, out, io);
|
|
inout io;
|
|
output out;
|
|
input in;
|
|
|
|
endmodule
|