5 lines
66 B
Verilog
5 lines
66 B
Verilog
module test(input in, output out);
|
|
|
|
assign out = -in;
|
|
|
|
endmodule
|