yosys/tests/hana/test_simulation_opt_constprop_contassign_1_test.v
2013-01-05 11:13:26 +01:00

3 lines
64 B
Verilog

module test(input in, output out);
assign out = 1'b1;
endmodule