yosys/tests/hana/test_simulation_techmap_and_5_tech.v
2013-01-05 11:13:26 +01:00

3 lines
74 B
Verilog

module TECH_AND5(input [4:0] in, output out);
assign out = ∈
endmodule