yosys/tests/hana/test_parser_constructs_param_basic0_test.v
2013-01-05 11:13:26 +01:00

10 lines
196 B
Verilog

module test #( parameter v2kparam = 5)
(in, out, io, vin, vout, vio);
input in;
output out;
inout io;
input [3:0] vin;
output [v2kparam:0] vout;
inout [0:3] vio;
parameter myparam = 10;
endmodule