3 lines
87 B
Verilog
3 lines
87 B
Verilog
module test(input [2:0] in, output out);
|
|
assign out = in[0] & in[1] & in[2];
|
|
endmodule
|