3 lines
79 B
Verilog
3 lines
79 B
Verilog
module test(input [1:0] in, output out);
|
|
assign out = in[0] | in[1];
|
|
endmodule
|