3 lines
95 B
Verilog
3 lines
95 B
Verilog
module test(input [3:0] in, output out);
|
|
assign out = in[0] | in[1] | in[2] | in[3];
|
|
endmodule
|