3 lines
62 B
Verilog
3 lines
62 B
Verilog
module test(input in, output out);
|
|
assign out = in;
|
|
endmodule
|
module test(input in, output out);
|
|
assign out = in;
|
|
endmodule
|