3 lines
54 B
Verilog
3 lines
54 B
Verilog
module test(output out);
|
|
assign out = 1'b0;
|
|
endmodule
|
module test(output out);
|
|
assign out = 1'b0;
|
|
endmodule
|