yosys/tests/hana/test_simulation_sop_basic_9_test.v
2013-01-05 11:13:26 +01:00

3 lines
63 B
Verilog

module test(input in, output out);
assign out = ~in;
endmodule