yosys/tests/hana/test_simulation_techmap_xor_19_tech.v
2013-01-05 11:13:26 +01:00

3 lines
84 B
Verilog

module TECH_XOR2(input [1:0] in, output out);
assign out = in[0] ^ in[1];
endmodule