Go to file
Niklas Eiling 8f1c35d4f8 gitignore: add compile_commands.json to gitignore
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-03-14 16:07:45 +01:00
.devcontainer Use spaces for indention of .json files 2024-02-29 23:18:47 +01:00
.reuse nix: Fix REUSE dep5 file with new flake.lock location 2024-02-28 02:33:22 +01:00
LICENSES Remove unused license 2024-02-29 20:04:32 +01:00
clients Remove trailing whitespace 2024-02-29 23:18:47 +01:00
cmake Use spaces for indention of CMake files 2024-02-29 23:18:47 +01:00
common ci: Another attempt at fixing the tests 2024-03-12 12:09:51 +01:00
doc Remove trailing whitespace 2024-02-29 23:18:47 +01:00
etc fpga: add configurations for alveo FPGA 2024-03-14 16:07:45 +01:00
fpga fpga: make Dino and Aurora IPs optional in utils 2024-03-14 16:07:45 +01:00
include/villas Replace last tab indentation with spaces 2024-02-29 23:18:47 +01:00
lib fpga: DMA: poll BD instead of hardware register 2024-03-14 16:07:45 +01:00
lua/hooks Add NEW_FRAME to SampleFlags 2023-09-19 19:07:22 +02:00
packaging Remove trailing whitespace 2024-02-29 23:18:47 +01:00
plugins Apply clang-format changes 2023-09-08 11:37:42 +02:00
python Use spaces for indention of shell scripts 2024-02-29 23:18:47 +01:00
src Replace last tab indentation with spaces 2024-02-29 23:18:47 +01:00
tests ci: Another attempt at fixing the tests 2024-03-12 12:09:51 +01:00
tools fpga: enable using Xilinx xdma IP as DMA to AXI bridge as required for Ultrascale+ FPGAs 2024-03-14 16:07:45 +01:00
web Remove trailing whitespace 2024-02-29 23:18:47 +01:00
.clang-format Add missing REUSE headers 2023-09-08 11:37:42 +02:00
.clangd Add missing REUSE headers 2023-09-08 11:37:42 +02:00
.dockerignore Make project REUSE compliant 2023-09-07 11:16:04 +02:00
.editorconfig Use spaces for indention of .conf files 2024-02-29 23:18:47 +01:00
.envrc nix: Move flake to top-level path 2024-02-28 02:33:22 +01:00
.git-blame-ignore-revs Consollidate misc files from former common sub-module 2024-02-29 18:58:07 +01:00
.gitignore gitignore: add compile_commands.json to gitignore 2024-03-14 16:07:45 +01:00
.gitlab-ci.yml ci: Delete Docker manifest before creating one 2024-03-12 15:29:47 +01:00
.gitmodules Merge project files, scripts and CMake files of VILLASfpga 2024-02-29 19:33:23 +01:00
.mailmap Add missing REUSE headers 2023-09-08 11:37:42 +02:00
CMakeLists.txt cmake: Only enable FPGA support if libxil submodule is present 2024-02-29 19:36:27 +01:00
CODEOWNERS Consollidate misc files from former common sub-module 2024-02-29 18:58:07 +01:00
CONTRIBUTING.md Update contribution guide 2023-09-08 11:37:42 +02:00
LICENSE Make project REUSE compliant 2023-09-07 11:16:04 +02:00
README.md Merge project files, scripts and CMake files of VILLASfpga 2024-02-29 19:33:23 +01:00
flake.lock nix: Remove fpga and common inputs 2024-02-29 19:42:13 +01:00
flake.nix Fix cppcheck invocation 2024-02-29 20:04:53 +01:00

README.md

VILLASnode

build status

This is VILLASnode, a gateway for processing and forwardning simulation data between real-time simulators. VILLASnode is a client/server application to connect simulation equipment and software such as:

  • OPAL-RT RT-LAB,
  • RTDS GTFPGA cards,
  • RTDS GTWIF cards,
  • Simulink,
  • LabView,
  • and FPGA models

by using protocols such as:

  • IEEE 802.2 Ethernet / IP / UDP,
  • ZeroMQ & nanomsg,
  • MQTT & AMQP
  • WebSockets
  • Shared Memory
  • Files
  • IEC 61850 Sampled Values / GOOSE
  • Analog/Digital IO via Comedi drivers
  • Infiniband (ibverbs)

It's designed with a focus on very low latency to achieve real-time exchange of simulation data. VILLASnode is used in distributed- and co-simulation scenarios and developed for the field of power grid simulation at the EON Energy Research Center in Aachen, Germany.

Documentation

User documentation is available here: https://villas.fein-aachen.org/docs/

License

This project is released under the terms of the Apache 2.0 license.

We kindly ask all academic publications employing components of VILLASframework to cite one of the following papers:

For other licensing options please consult Prof. Antonello Monti.

  • SPDX-FileCopyrightText: 2014-2023 Institute for Automation of Complex Power Systems, RWTH Aachen University
  • SPDX-FileCopyrightText: 2023 OPAL-RT Germany GmbH
  • SPDX-FileCopyrightText: 2022-2023 Niklas Eiling niklas.eiling@eonerc.rwth-aachen.de
  • SPDX-FileCopyrightText: 2018-2023 Steffen Vogel post@steffenvogel.de
  • SPDX-FileCopyrightText: 2018 Daniel Krebs dkrebs@eonerc.rwth-aachen.de
  • SPDX-License-Identifier: Apache-2.0

Contact

EONERC ACS Logo

Institute for Automation of Complex Power Systems (ACS) EON Energy Research Center (EONERC) RWTH University Aachen, Germany