1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-16 00:00:02 +01:00
VILLASnode/common/include/villas/kernel/pci.hpp

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

131 lines
3 KiB
C++
Raw Normal View History

/* Linux PCI helpers.
2020-06-14 21:52:29 +02:00
*
* Author: Steffen Vogel <post@steffenvogel.de>
* SPDX-FileCopyrightText: 2014-2023 Institute for Automation of Complex Power Systems, RWTH Aachen University
* SPDX-License-Identifier: Apache-2.0
*/
2020-06-14 21:52:29 +02:00
#pragma once
#include <fstream>
#include <list>
2020-06-14 21:52:29 +02:00
#include <cstddef>
#include <cstdint>
#include <villas/log.hpp>
2020-06-14 21:52:29 +02:00
namespace villas {
namespace kernel {
namespace pci {
#define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f)
#define PCI_FUNC(devfn) ((devfn) & 0x07)
2020-06-14 21:52:29 +02:00
class Id {
public:
Id(const std::string &str);
2020-06-14 21:52:29 +02:00
Id(int vid = 0, int did = 0, int cc = 0)
: vendor(vid), device(did), class_code(cc) {}
2020-06-14 21:52:29 +02:00
bool operator==(const Id &i);
2020-06-14 21:52:29 +02:00
unsigned int vendor;
unsigned int device;
unsigned int class_code;
2020-06-14 21:52:29 +02:00
};
class Slot {
public:
Slot(const std::string &str);
2020-06-14 21:52:29 +02:00
Slot(int dom = 0, int b = 0, int dev = 0, int fcn = 0)
: domain(dom), bus(b), device(dev), function(fcn) {}
2020-06-14 21:52:29 +02:00
bool operator==(const Slot &s);
2020-06-14 21:52:29 +02:00
unsigned int domain;
unsigned int bus;
unsigned int device;
unsigned int function;
2020-06-14 21:52:29 +02:00
};
struct Region {
int num;
uintptr_t start;
uintptr_t end;
unsigned long long flags;
2020-06-14 21:52:29 +02:00
};
class Device {
public:
Device(Id i, Slot s) : id(i), slot(s), log(logging.get("kernel:pci")) {}
Device(Id i) : id(i), log(logging.get("kernel:pci")) {}
2020-06-14 21:52:29 +02:00
Device(Slot s) : slot(s), log(logging.get("kernel:pci")) {}
2020-06-14 21:52:29 +02:00
bool operator==(const Device &other);
2020-06-14 21:52:29 +02:00
// Get currently loaded driver for device
std::string getDriver() const;
2020-06-14 21:52:29 +02:00
// Bind a new LKM to the PCI device
bool attachDriver(const std::string &driver) const;
2020-06-14 21:52:29 +02:00
// Return the IOMMU group of this PCI device or -1 if the device is not in a group
int getIommuGroup() const;
2020-06-14 21:52:29 +02:00
std::list<Region> getRegions() const;
2020-06-14 21:52:29 +02:00
// Write 32-bit BAR value from to the PCI configuration space
void writeBar(uint32_t addr, unsigned bar = 0);
2020-06-14 21:52:29 +02:00
// If BAR values in config space and in the kernel do not match, rewrite
// the BAR value of the kernel to PCIe config space
void rewriteBar(unsigned bar = 0);
// Read 32-bit BAR value from the PCI configuration space
uint32_t readBar(unsigned bar = 0) const;
// Read 32-bit BAR value from the devices resource file.
// This is what the kernel thinks the BAR should be.
uint32_t readHostBar(unsigned bar = 0) const;
Id id;
Slot slot;
private:
villas::Logger log;
protected:
std::fstream
openSysFs(const std::string &subPath,
std::ios_base::openmode mode = std::ios_base::in |
std::ios_base::out) const;
2020-06-14 21:52:29 +02:00
};
2020-06-15 21:05:51 +02:00
class DeviceList : public std::list<std::shared_ptr<Device>> {
private:
// Initialize Linux PCI handle.
//
// This search for all available PCI devices under /sys/bus/pci
DeviceList();
DeviceList &operator=(const DeviceList &);
static DeviceList *instance;
public:
static DeviceList *getInstance();
2020-06-14 21:52:29 +02:00
DeviceList::value_type lookupDevice(const Slot &s);
2020-06-15 21:05:51 +02:00
DeviceList::value_type lookupDevice(const Id &i);
2020-06-14 21:52:29 +02:00
DeviceList::value_type lookupDevice(const Device &f);
2020-06-14 21:52:29 +02:00
};
} // namespace pci
} // namespace kernel
} // namespace villas