Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Code Issues Releases Wiki Activity

adjust DMA IP core to new DMA parameters of Niklas' bitstream

Browse source
This commit is contained in:
Steffen Vogel 2022-09-13 03:25:17 -04:00
parent 161a9e349f
commit 0a93da7bad
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
fpga/lib/ips/dma.cpp
View file

@ -53,15 +53,15 @@ Dma::init()
xdma_cfg.HasStsCntrlStrm = 0;
xdma_cfg.HasMm2S = 1;
xdma_cfg.HasMm2SDRE = 1;
xdma_cfg.Mm2SDataWidth = 128;
xdma_cfg.Mm2SDataWidth = 32;
xdma_cfg.HasS2Mm = 1;
xdma_cfg.HasS2MmDRE = 1; // Data Realignment Engine
xdma_cfg.HasSg = hasScatterGather();
xdma_cfg.S2MmDataWidth = 128;
xdma_cfg.HasSg = 0; //hasScatterGather();
xdma_cfg.S2MmDataWidth = 32;
xdma_cfg.Mm2sNumChannels = 1;
xdma_cfg.S2MmNumChannels = 1;
xdma_cfg.Mm2SBurstSize = 64;
xdma_cfg.S2MmBurstSize = 64;
xdma_cfg.Mm2SBurstSize = 16;
xdma_cfg.S2MmBurstSize = 16;
xdma_cfg.MicroDmaMode = 0;
xdma_cfg.AddrWidth = 32;