Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Code Issues Releases Wiki Activity

restructured clients directory

Browse source
This commit is contained in:
Steffen Vogel 2015-09-16 14:30:32 +02:00
parent 7241b20645
commit 0acde59205
1 changed files with 1 additions and 19 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

20
clients/README.txt
View file

@ -4,24 +4,6 @@ various simulators and tools to the S2SS server.
Author: Steffen Vogel <steffen.vogel@rwth-aachen.de>
Date: Mid 2014 - End 2015
- ml50x_cpld
A slightly modified configuration of the CPLD on the ML507 board.
It is based on the reference design provided by Xilinx.
The modification redirects the PCIe reset signal directly to the Virtex 5.
- ml507_gtfpga_pcie
A Xilinx ISE 12.4 project to directly access RTDS registers via PCIe memory.
This is a WIP and should allow improve the latency of by directly accessing RTDS
registers through the S2SS server which runs on the same machine.
- ml507_ppc440_udp
A Xilinx XPS 12.4 project which allows access to the RTDS registers via S2SS's
UDP protocol over the ML507 Ethernet interface.
This is working!
- opal
- opal/udp
Contains the implementation of an asynchronous process block for RT-LAB.
This block allows exchanging messages with an S2SS server over UDP/TCP.
- rscad
Some example RSCAD drafts to test the S2SS <-> RTDS interface.