1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00

tests/fifo: cleanup

This commit is contained in:
daniel-k 2018-01-16 15:08:27 +01:00
parent e626abfb52
commit 16455bdd13

View file

@ -23,27 +23,17 @@
#include <criterion/criterion.h>
#include <villas/utils.h>
#include <villas/fpga/card.h>
#include <villas/fpga/vlnv.h>
#include <villas/fpga/ip.h>
#include <villas/fpga/ips/fifo.h>
#include <villas/log.hpp>
#include <villas/fpga/card.hpp>
#include <villas/fpga/ips/fifo.hpp>
#include "log.hpp"
extern villas::fpga::PCIeCard* fpga;
Test(fpga, fifo, .description = "FIFO")
{
int ret;
ssize_t len;
char src[255], dst[255];
struct fpga_ip *fifo;
auto logger = loggerGetOrCreate("unittest:fifo");
@ -52,6 +42,8 @@ Test(fpga, fifo, .description = "FIFO")
if(*ip != villas::fpga::Vlnv("xilinx.com:ip:axi_fifo_mm_s:"))
continue;
logger->info("Testing {}", *ip);
auto fifo = reinterpret_cast<villas::fpga::ip::Fifo&>(*ip);
if(not fifo.loopbackPossible()) {
@ -83,5 +75,7 @@ Test(fpga, fifo, .description = "FIFO")
/* Compare data */
cr_assert_eq(memcmp(src, dst, sizeof(src)), 0);
logger->info("All good for {}", *ip);
}
}