1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00

fpga/ip: add C++ timer implementation

This commit is contained in:
daniel-k 2017-12-19 19:02:14 +01:00
parent 3d0afd671e
commit 61ca7aa44f
3 changed files with 137 additions and 0 deletions

View file

@ -0,0 +1,82 @@
/** Timer related helper functions
*
* These functions present a simpler interface to Xilinx' Timer Counter driver (XTmrCtr_*)
*
* @author Steffen Vogel <stvogel@eonerc.rwth-aachen.de>
* @author Daniel Krebs <github@daniel-krebs.net>
* @copyright 2017, Steffen Vogel
* @license GNU General Public License (version 3)
*
* VILLASfpga
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*********************************************************************************/
/** @addtogroup fpga VILLASfpga
* @{
*/
#pragma once
#include "fpga/ip.hpp"
#include <xilinx/xtmrctr.h>
namespace villas {
namespace fpga {
namespace ip {
class Timer : public IpCore
{
public:
// ~Timer();
bool start();
private:
XTmrCtr xtmr;
};
class TimerFactory : public IpCoreFactory {
public:
TimerFactory() :
IpCoreFactory(getName())
{}
IpCore* create()
{ return new Timer; }
std::string
getName() const
{ return "Timer"; }
std::string
getDescription() const
{ return "Xilinx's programmable timer / counter"; }
Vlnv getCompatibleVlnv() const
{ return {"xilinx.com:ip:axi_timer:"}; }
std::list<IpDependency> getDependencies() const
{ return { {"intc", Vlnv("acs.eonerc.rwth-aachen.de:user:axi_pcie_intc:") } }; }
};
} // namespace ip
} // namespace fpga
} // namespace villas
/** @} */

View file

@ -7,6 +7,7 @@ set(SOURCES
card.cpp
ips/timer.c
ips/timer.cpp
ips/model.c
ips/switch.c
ips/dft.c

54
fpga/lib/ips/timer.cpp Normal file
View file

@ -0,0 +1,54 @@
/** Timer related helper functions
*
* These functions present a simpler interface to Xilinx' Timer Counter driver (XTmrCtr_*)
*
* @author Steffen Vogel <stvogel@eonerc.rwth-aachen.de>
* @author Daniel Krebs <github@daniel-krebs.net>
* @copyright 2017, Steffen Vogel
* @license GNU General Public License (version 3)
*
* VILLASfpga
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*********************************************************************************/
#include "config.h"
#include "log.hpp"
#include "fpga/ips/timer.hpp"
namespace villas {
namespace fpga {
namespace ip {
// instantiate factory to make available to plugin infrastructure
static TimerFactory factory;
bool Timer::start()
{
XTmrCtr_Config xtmr_cfg;
xtmr_cfg.SysClockFreqHz = FPGA_AXI_HZ;
XTmrCtr_CfgInitialize(&xtmr, &xtmr_cfg, getBaseaddr());
XTmrCtr_InitHw(&xtmr);
return true;
}
} // namespace ip
} // namespace fpga
} // namespace villas