Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Code Issues Releases Wiki Activity

lib/ip: add debug output for 2-stage initialization

Browse source
This commit is contained in:
Daniel Krebs 2018-02-14 16:45:41 +01:00
parent 676fd9171c
commit 64a89c2981
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
fpga/lib/ip.cpp
View file

@ -106,7 +106,7 @@ IpCoreFactory::make(PCIeCard* card, json_t *json_ips)
// configure all IPs
for(auto& id : orderedIps) {
loggerStatic->info("Initializing {}", id);
loggerStatic->info("Configuring {}", id);
// find the appropriate factory that can create the specified VLNV
// Note:
@ -289,6 +289,8 @@ IpCoreFactory::make(PCIeCard* card, json_t *json_ips)
ip->addressTranslations.emplace(memoryBlock, translation);
}
loggerStatic->info("Initializing {}", *ip);
if(not ip->init()) {
loggerStatic->error("Cannot start IP {}", *ip);
continue;