1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00

fixed formatting

Signed-off-by: Pascal Henry Bauer <pascal.bauer@rwth-aachen.de>
This commit is contained in:
Pascal Henry Bauer 2023-01-27 13:59:40 +01:00
parent 3587ccc0fa
commit 6de526c894

View file

@ -1,11 +1,11 @@
/** FPGA card
/** FPGA pciecard
*
* This class represents a FPGA device.
*
* Author: Steffen Vogel <post@steffenvogel.de>
* Author: Daniel Krebs <github@daniel-krebs.net>
* SPDX-FileCopyrightText: 2017 Institute for Automation of Complex Power
*Systems, EONERC SPDX-License-Identifier: Apache-2.0
* SPDX-FileCopyrightText: 2017 Institute for Automation of Complex Power Systems, EONERC
* SPDX-License-Identifier: Apache-2.0
*********************************************************************************/
#pragma once
@ -14,14 +14,12 @@
#include <villas/fpga/core.hpp>
#include <villas/kernel/vfio_container.hpp>
namespace villas
{
namespace fpga
{
namespace villas {
namespace fpga {
class Card
{
public:
public:
bool polling;
std::shared_ptr<kernel::vfio::Device> vfioDevice;
@ -45,13 +43,13 @@ class Card
bool mapMemoryBlock(const MemoryBlock &block);
bool unmapMemoryBlock(const MemoryBlock &block);
private:
private:
// Cache a set of already mapped memory blocks
std::set<MemoryManager::AddressSpaceId> memoryBlocksMapped;
std::shared_ptr<kernel::vfio::Container> vfioContainer;
protected:
protected:
// Logger getLogger() const
// {
// return villas::logging.get(name);