Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Code Issues Releases Wiki Activity

fpga: remove output from performance critical code

Browse source 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
This commit is contained in:
Niklas Eiling 2024-05-27 15:59:23 +02:00 • committed by pipeacosta
parent 851f66050c
commit c4d2468268
1 changed files with 0 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
lib/nodes/fpga.cpp
View file

@ -226,8 +226,6 @@ int FpgaNode::fastWrite(Sample *smps[], unsigned cnt) {
mem[i] = smp->data[i].i;
}
}
logger->info("Writing sample: {}, {}, {:#x}", smp->data[0].f,
signalTypeToString(smp->signals->getByIndex(0)->type), mem[0]);
dma->writeScatterGatherFast();
auto written = dma->writeScatterGatherPoll() /
sizeof(float); // The number of samples written
@ -257,7 +255,6 @@ int FpgaNode::fastRead(Sample *smps[], unsigned cnt) {
smp->length = 0;
for (unsigned i = 0; i < MIN(read / sizeof(float), smp->capacity); i++) {
smp->data[i].f = static_cast<double>(mem[i]);
// logger->info("Read sample: {}", smp->data[i].f);
smp->length++;
}