1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00

fpga: add configurations for alveo FPGA

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
This commit is contained in:
Niklas Eiling 2024-03-14 11:48:01 +01:00 committed by Niklas Eiling
parent 322cdf9639
commit d99d0918ad
4 changed files with 1640 additions and 12 deletions

File diff suppressed because it is too large Load diff

12
etc/fpga/alveo.json Normal file
View file

@ -0,0 +1,12 @@
{
"fpgas": {
"alveo": {
"id": "10ee:9041",
"slot": "0000:5e:00.0",
"do_reset": true,
"ips": "alveo-xbar-pcie/alveo-xbar-pcie.json",
"polling": true,
"interface": "pcie"
}
}
}

View file

@ -1,12 +0,0 @@
{
"fpgas": {
"vc707": {
"id": "10ee:7021",
"slot": "0000:88:00.0",
"do_reset": true,
"ips": "vc707-xbar-pcie-dino/vc707-xbar-pcie-dino-v2.json",
"polling": true,
"interface": "pcie"
}
}
}

12
etc/fpga/vc707.json Normal file
View file

@ -0,0 +1,12 @@
{
"fpgas": {
"vc707": {
"id": "10ee:7021",
"slot": "0000:88:00.0",
"do_reset": true,
"ips": "vc707-xbar-pcie-dino/vc707-xbar-pcie-dino-v2.json",
"polling": true,
"interface": "pcie"
}
}
}