1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Commit graph

4 commits

Author SHA1 Message Date
Niklas Eiling
c62a0fb95b fpga: remove exceptions from AxisCache
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2025-01-24 10:19:40 +01:00
Niklas Eiling
dd06b9cffe fpga: Apply suggestions from code review
Co-authored-by: Steffen Vogel <steffen.vogel@opal-rt.com>
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2025-01-24 10:15:44 +01:00
Niklas Eiling
fed5f23a7d fpga/ips: add invalidate method to AxisCache and whitelist the IP in hwdef-parse.py
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2025-01-24 10:15:43 +01:00
Niklas Eiling
a1f265ae8c fpga: Add driver for new register interface of axis cache IP
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2025-01-22 11:25:37 +01:00