1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-30 00:00:11 +01:00
Commit graph

4 commits

Author SHA1 Message Date
daniel-k
f0c089f719 simple renames to not use reserved names 2018-01-10 11:02:08 +01:00
daniel-k
737a5851df lib/card: start FPGA card prior to parsing
Initializing IPs may want to probe the actual hardware for feature
detection (e.g. DMA), so the card has to be started in order to access
any memory on the card.
2017-11-28 11:26:41 +01:00
daniel-k
1fcabd1bdd lib/card: fix assignment in assertion 2017-11-22 11:20:44 +01:00
c3164e93ef imported source code from VILLASfpga repo and made it compile 2017-11-21 21:31:08 +01:00